2023-04-02
1 Getting Started1.1 Getting Started (Output one)123module top_module( output one ); assign one = 1'b1;endmodule
tag
Verilog 分类